JPH0481339B2 - - Google Patents

Info

Publication number
JPH0481339B2
JPH0481339B2 JP57150960A JP15096082A JPH0481339B2 JP H0481339 B2 JPH0481339 B2 JP H0481339B2 JP 57150960 A JP57150960 A JP 57150960A JP 15096082 A JP15096082 A JP 15096082A JP H0481339 B2 JPH0481339 B2 JP H0481339B2
Authority
JP
Japan
Prior art keywords
film
substrate
well
forming
coating
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP57150960A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5940563A (ja
Inventor
Sunao Shibata
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP57150960A priority Critical patent/JPS5940563A/ja
Publication of JPS5940563A publication Critical patent/JPS5940563A/ja
Publication of JPH0481339B2 publication Critical patent/JPH0481339B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/02—Manufacture or treatment characterised by using material-based technologies
    • H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/82—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
    • H10D84/83—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
    • H10D84/85—Complementary IGFETs, e.g. CMOS
    • H10D84/854—Complementary IGFETs, e.g. CMOS comprising arrangements for preventing bipolar actions between the different IGFET regions, e.g. arrangements for latchup prevention

Landscapes

  • Element Separation (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
JP57150960A 1982-08-31 1982-08-31 半導体装置の製造方法 Granted JPS5940563A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57150960A JPS5940563A (ja) 1982-08-31 1982-08-31 半導体装置の製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57150960A JPS5940563A (ja) 1982-08-31 1982-08-31 半導体装置の製造方法

Publications (2)

Publication Number Publication Date
JPS5940563A JPS5940563A (ja) 1984-03-06
JPH0481339B2 true JPH0481339B2 (en]) 1992-12-22

Family

ID=15508191

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57150960A Granted JPS5940563A (ja) 1982-08-31 1982-08-31 半導体装置の製造方法

Country Status (1)

Country Link
JP (1) JPS5940563A (en])

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61500140A (ja) * 1983-10-11 1986-01-23 アメリカン テレフオン アンド テレグラフ カムパニ− 相補型金属−酸化物−半導体デバイスを含む半導体回路
US4656730A (en) * 1984-11-23 1987-04-14 American Telephone And Telegraph Company, At&T Bell Laboratories Method for fabricating CMOS devices
JPS6252957A (ja) * 1985-09-02 1987-03-07 Toshiba Corp Ｃｍｏｓ半導体装置

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55148466A (en) * 1979-05-10 1980-11-19 Nec Corp Cmos semiconductor device and its manufacture
JPS55154748A (en) * 1979-05-23 1980-12-02 Toshiba Corp Complementary mos semiconductor device
JPS55154770A (en) * 1979-05-23 1980-12-02 Toshiba Corp Manufacture of complementary mos semiconductor device

Also Published As

Publication number Publication date
JPS5940563A (ja) 1984-03-06

Similar Documents

Publication Publication Date Title
US6518623B1 (en) Semiconductor device having a buried-channel MOS structure
US4463493A (en) Method for making mask aligned narrow isolation grooves for a semiconductor device
US20030119229A1 (en) Method for fabricating a high-voltage high-power integrated circuit device
KR19980047270A (ko) 반도체 소자의 트랜지스터 및 그 제조방법
US5554554A (en) Process for fabricating two loads having different resistance levels in a common layer of polysilicon
US6352872B1 (en) SOI device with double gate and method for fabricating the same
US7064387B2 (en) Silicon-on-insulator (SOI) substrate and method for manufacturing the same
US5661048A (en) Method of making an insulated gate semiconductor device
US5895243A (en) Semiconductor processing method of providing electrical isolation between adjacent semiconductor diffusion regions of different field effect transistors and integrated circuitry having adjacent electrically isolated field effect transistors
JP2845186B2 (ja) 半導体装置とその製造方法
JPH0481339B2 (en])
KR100361764B1 (ko) 반도체소자의 소자분리막 형성방법
JPH0334656B2 (en])
JPH09139382A (ja) 半導体装置の製造方法
KR960009991B1 (ko) Mos fet의 제조방법
KR100264877B1 (ko) Soi형 소자 분리 영역을 가지는 반도체 장치의 제조 방법
KR100260366B1 (ko) 반도체 소자의 제조 방법
JPH021377B2 (en])
JPH0334655B2 (en])
JP2674568B2 (ja) 半導体装置の製造方法
KR100548536B1 (ko) 에스 오 아이 기판에 형성되는 반도체 디바이스 및 그 제조방법
JPH04245473A (ja) 半導体集積回路およびその製造方法
JPS61135135A (ja) 半導体装置
KR20020082283A (ko) 반도체 장치의 트렌치형 소자 분리 방법
JPH0527995B2 (en])